

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

**070456-0105**

10/573.970

(Substitute for form 1449/PTO)

APPLICANT

Tatsuo HIRAMATSU, et al.

FILING DATE

**March 30, 2006**

GROUP

2183



## U.S. PATENT DOCUMENTS

[illegible]

FOREIGN PATENT DOCUMENTS

[illegible]

## OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.
/G.G./		European Search Report issued in European Patent Application No. EP 04747279.0-2211/1669868 PCT/JP200409811, dated February 23, 2009.
/G.G./		Koichiro FURUTA et al., "Spatial-Temporal Mapping of Real Application on a Dynamically Reconfigurable Logic Engine (DRLE) LSI, IEEE 2000 Custom Integrated Circuits Conference, pp.151-154.
/G.G./		Joao M. P. CARDOSO et al., "XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XXP Architecture," FPL 2002, LNCS 2438, pp. 864-874.
/G.G./		Joao M. P. CARDOSO et al., "Loop Discovering: A Technique for Temporally Partitioning Loops in Dynamically Reconfigurable Computing Platforms," 2003 IEEE.
/G.G./		Brad L. HUTCHINGS et al., "Implementation Approach for Reconfigurable Logic Applications," XP-000910926, 1995, p. 419-428.
/G.G./		Steve TRIMBERGER, "Scheduling Designs into a Time-Multiplexed FPGA, XP-000883991, pp. 153-160.

/George Giroux/

DATE CONSIDERED

11/20/2009

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.